aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorKhem Raj <raj.khem@gmail.com>2018-03-13 23:23:11 -0700
committerRichard Purdie <richard.purdie@linuxfoundation.org>2018-03-15 03:38:48 -0700
commit9b30e805e769b6c8c12a9aba072f7df066b19179 (patch)
tree841e512e717e00dcfc4064090073f5731d688b34
parent1bf1cf24f520960d3d10b0b71d665107953dba54 (diff)
downloadopenembedded-core-contrib-9b30e805e769b6c8c12a9aba072f7df066b19179.tar.gz
openembedded-core-contrib-9b30e805e769b6c8c12a9aba072f7df066b19179.tar.bz2
openembedded-core-contrib-9b30e805e769b6c8c12a9aba072f7df066b19179.zip
insane.bbclass: add support for RISC-V baremetal
Signed-off-by: Khem Raj <raj.khem@gmail.com> Signed-off-by: Ross Burton <ross.burton@intel.com>
-rw-r--r--meta/classes/insane.bbclass2
1 files changed, 2 insertions, 0 deletions
diff --git a/meta/classes/insane.bbclass b/meta/classes/insane.bbclass
index 7407b29f867..7791a867f74 100644
--- a/meta/classes/insane.bbclass
+++ b/meta/classes/insane.bbclass
@@ -71,6 +71,8 @@ def package_qa_get_machine_dict(d):
"microblaze": (189, 0, 0, False, 32),
"microblazeeb":(189, 0, 0, False, 32),
"microblazeel":(189, 0, 0, True, 32),
+ "riscv": (243, 0, 0, True, 32),
+ "riscv64": (243, 0, 0, True, 64),
},
"linux" : {
"aarch64" : (183, 0, 0, True, 64),