summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorKhem Raj <raj.khem@gmail.com>2020-10-26 11:40:33 -0700
committerRichard Purdie <richard.purdie@linuxfoundation.org>2020-10-26 22:08:55 +0000
commit8fdc92e023d6f8bf98d81f2bcc495fc9efe826de (patch)
tree28549f79f3a9d5efeda49f2c2ea67c1594a9f23f
parent09aec7ea87ffc28d1b22d904b20dc23ea55225c9 (diff)
downloadopenembedded-core-contrib-8fdc92e023d6f8bf98d81f2bcc495fc9efe826de.tar.gz
packagegroup-core-tools-profile: Remove lttng-tools and perf for rv32/glibc
They still lack riscv32 ports Signed-off-by: Khem Raj <raj.khem@gmail.com> Signed-off-by: Richard Purdie <richard.purdie@linuxfoundation.org>
-rw-r--r--meta/recipes-core/packagegroups/packagegroup-core-tools-profile.bb3
1 files changed, 2 insertions, 1 deletions
diff --git a/meta/recipes-core/packagegroups/packagegroup-core-tools-profile.bb b/meta/recipes-core/packagegroups/packagegroup-core-tools-profile.bb
index d437e28311..b8e2c718e6 100644
--- a/meta/recipes-core/packagegroups/packagegroup-core-tools-profile.bb
+++ b/meta/recipes-core/packagegroups/packagegroup-core-tools-profile.bb
@@ -29,6 +29,7 @@ PROFILETOOLS = "\
PERF = "perf"
PERF_libc-musl = ""
PERF_libc-musl_arm = "perf"
+PERF_riscv32 = ""
# systemtap needs elfutils which is not fully buildable on some arches/libcs
SYSTEMTAP = "systemtap"
@@ -38,7 +39,7 @@ SYSTEMTAP_riscv64 = ""
LTTNGTOOLS = "lttng-tools"
LTTNGTOOLS_arc = ""
-LTTNGTOOLS_riscv32_libc-musl = ""
+LTTNGTOOLS_riscv32 = ""
BABELTRACE = "babeltrace"
BABELTRACE2 = "babeltrace2"