aboutsummaryrefslogtreecommitdiffstats
path: root/meta-oe/classes/siteinfo.bbclass
diff options
context:
space:
mode:
Diffstat (limited to 'meta-oe/classes/siteinfo.bbclass')
-rw-r--r--meta-oe/classes/siteinfo.bbclass218
1 files changed, 218 insertions, 0 deletions
diff --git a/meta-oe/classes/siteinfo.bbclass b/meta-oe/classes/siteinfo.bbclass
new file mode 100644
index 0000000000..c0db539e29
--- /dev/null
+++ b/meta-oe/classes/siteinfo.bbclass
@@ -0,0 +1,218 @@
+# This class exists to provide information about the targets that
+# may be needed by other classes and/or recipes. If you add a new
+# target this will probably need to be updated.
+
+#
+# Returns information about 'what' for the named target 'target'
+# where 'target' == "<arch>-<os>"
+#
+# 'what' can be one of
+# * target: Returns the target name ("<arch>-<os>")
+# * endianess: Return "be" for big endian targets, "le" for little endian
+# * bits: Returns the bit size of the target, either "32" or "64"
+# * libc: Returns the name of the c library used by the target
+#
+# It is an error for the target not to exist.
+# If 'what' doesn't exist then an empty value is returned
+#
+def siteinfo_data(d):
+ archinfo = {
+ "arm": "endian-little bit-32 arm-common",
+ "armeb": "endian-big bit-32 arm-common",
+ "avr32": "endian-big bit-32 avr32-common",
+ "bfin": "endian-little bit-32 bfin-common",
+ "i386": "endian-little bit-32 ix86-common",
+ "i486": "endian-little bit-32 ix86-common",
+ "i586": "endian-little bit-32 ix86-common",
+ "i686": "endian-little bit-32 ix86-common",
+ "ia64": "endian-little bit-64",
+ "mips": "endian-big bit-32 mips-common",
+ "mips64": "endian-big bit-64 mips64-common",
+ "mips64el": "endian-little bit-64 mips64-common",
+ "mipsel": "endian-little bit-32 mips-common",
+ "powerpc": "endian-big bit-32 powerpc-common",
+ "nios2": "endian-little bit-32 nios2-common",
+ "powerpc64": "endian-big bit-64 powerpc-common powerpc64-linux",
+ "ppc": "endian-big bit-32 powerpc-common",
+ "ppc64": "endian-big bit-64 powerpc-common powerpc64-linux",
+ "sh3": "endian-little bit-32 sh-common",
+ "sh4": "endian-little bit-32 sh-common",
+ "sparc": "endian-big bit-32",
+ "viac3": "endian-little bit-32 ix86-common",
+ "x86_64": "endian-little bit-64",
+ }
+ osinfo = {
+ "darwin": "common-darwin",
+ "darwin9": "common-darwin",
+ "linux": "common-linux common-glibc",
+ "linux-gnueabi": "common-linux common-glibc",
+ "linux-gnuspe": "common-linux common-glibc",
+ "linux-uclibc": "common-linux common-uclibc",
+ "linux-uclibceabi": "common-linux common-uclibc",
+ "linux-uclibcspe": "common-linux common-uclibc",
+ "uclinux-uclibc": "common-uclibc",
+ "cygwin": "common-cygwin",
+ "mingw32": "common-mingw",
+ }
+ targetinfo = {
+ "arm-linux-gnueabi": "arm-linux",
+ "arm-linux-uclibceabi": "arm-linux-uclibc",
+ "armeb-linux-gnueabi": "armeb-linux",
+ "armeb-linux-uclibceabi": "armeb-linux-uclibc",
+ "powerpc-linux-gnuspe": "powerpc-linux",
+ "powerpc-linux-uclibcspe": "powerpc-linux-uclibc",
+ }
+
+ arch = d.getVar("HOST_ARCH", True)
+ os = d.getVar("HOST_OS", True)
+ target = "%s-%s" % (arch, os)
+
+ sitedata = []
+ if arch in archinfo:
+ sitedata.extend(archinfo[arch].split())
+ if os in osinfo:
+ sitedata.extend(osinfo[os].split())
+ if target in targetinfo:
+ sitedata.extend(targetinfo[target].split())
+ sitedata.append(target)
+ sitedata.append("common")
+
+ return sitedata
+
+python () {
+ sitedata = set(siteinfo_data(d))
+ if "endian-little" in sitedata:
+ d.setVar("SITEINFO_ENDIANNESS", "le")
+ elif "endian-big" in sitedata:
+ d.setVar("SITEINFO_ENDIANNESS", "be")
+ else:
+ bb.error("Unable to determine endianness for architecture '%s'" %
+ d.getVar("HOST_ARCH", True))
+ bb.fatal("Please add your architecture to siteinfo.bbclass")
+
+ if "bit-32" in sitedata:
+ d.setVar("SITEINFO_BITS", "32")
+ elif "bit-64" in sitedata:
+ d.setVar("SITEINFO_BITS", "64")
+ else:
+ bb.error("Unable to determine bit size for architecture '%s'" %
+ d.getVar("HOST_ARCH", True))
+ bb.fatal("Please add your architecture to siteinfo.bbclass")
+}
+
+# Old class from yocto pasted in below for compat
+
+def get_siteinfo_list(d):
+ target = bb.data.getVar('HOST_ARCH', d, 1) + "-" + bb.data.getVar('HOST_OS', d, 1)
+
+ targetinfo = {\
+ "armeb-linux": "endian-big bit-32 common-glibc arm-common",\
+ "armeb-linux-gnueabi": "endian-big bit-32 common-glibc arm-common armeb-linux",\
+ "armeb-linux-uclibc": "endian-big bit-32 common-uclibc arm-common",\
+ "armeb-linux-uclibcgnueabi": "endian-big bit-32 common-uclibc arm-common armeb-linux-uclibc",\
+ "arm-darwin": "endian-little bit-32 common-darwin",\
+ "arm-darwin8": "endian-little bit-32 common-darwin",\
+ "arm-linux": "endian-little bit-32 common-glibc arm-common",\
+ "arm-linux-gnueabi": "endian-little bit-32 common-glibc arm-common arm-linux",\
+ "arm-linux-uclibc": "endian-little bit-32 common-uclibc arm-common",\
+ "arm-linux-uclibcgnueabi": "endian-little bit-32 common-uclibc arm-common arm-linux-uclibc",\
+ "avr32-linux": "endian-big bit-32 common-glibc avr32-common",\
+ "avr32-linux-uclibc": "endian-big bit-32 common-uclibc avr32-common",\
+ "bfin-uclinux-uclibc": "endian-little bit-32 common-uclibc bfin-common",\
+ "i386-linux": "endian-little bit-32 common-glibc ix86-common",\
+ "i486-linux": "endian-little bit-32 common-glibc ix86-common",\
+ "i586-linux": "endian-little bit-32 common-glibc ix86-common",\
+ "i686-linux": "endian-little bit-32 common-glibc ix86-common",\
+ "i386-linux-uclibc": "endian-little bit-32 common-uclibc ix86-common",\
+ "i486-linux-uclibc": "endian-little bit-32 common-uclibc ix86-common",\
+ "i586-linux-uclibc": "endian-little bit-32 common-uclibc ix86-common",\
+ "i686-linux-uclibc": "endian-little bit-32 common-uclibc ix86-common",\
+ "mipsel-linux": "endian-little bit-32 common-glibc mips-common",\
+ "mipsel-linux-uclibc": "endian-little bit-32 common-uclibc mips-common",\
+ "mips-linux": "endian-big bit-32 common-glibc mips-common",\
+ "mips-linux-uclibc": "endian-big bit-32 common-uclibc mips-common",\
+ "powerpc-darwin": "endian-big bit-32 common-darwin",\
+ "ppc-linux": "endian-big bit-32 common-glibc powerpc-common",\
+ "powerpc-linux": "endian-big bit-32 common-glibc powerpc-common",\
+ "powerpc-linux-uclibc": "endian-big bit-32 common-uclibc powerpc-common",\
+ "sh3-linux": "endian-little bit-32 common-glibc sh-common",\
+ "sh4-linux": "endian-little bit-32 common-glibc sh-common",\
+ "sh4-linux-uclibc": "endian-little bit-32 common-uclibc sh-common",\
+ "sparc-linux": "endian-big bit-32 common-glibc",\
+ "x86_64-linux": "endian-little bit-64 common-glibc",\
+ "x86_64-linux-uclibc": "endian-little bit-64 common-uclibc"}
+ if target in targetinfo:
+ info = targetinfo[target].split()
+ info.append(target)
+ info.append("common")
+ return info
+ else:
+ bb.error("Information not available for target '%s'" % target)
+
+
+#
+# Define which site files to use. We check for several site files and
+# use each one that is found, based on the list returned by get_siteinfo_list()
+#
+# Search for the files in the following directories:
+# 1) ${BBPATH}/site (in reverse) - app specific, then site wide
+# 2) ${FILE_DIRNAME}/site-${PV} - app version specific
+#
+def siteinfo_get_files(d):
+ sitefiles = ""
+
+ # Determine which site files to look for
+ sites = get_siteinfo_list(d)
+
+ # Check along bbpath for site files and append in reverse order so
+ # the application specific sites files are last and system site
+ # files first.
+ path_bb = bb.data.getVar('BBPATH', d, 1)
+ for p in (path_bb or "").split(':'):
+ tmp = ""
+ for i in sites:
+ fname = os.path.join(p, 'site', i)
+ if os.path.exists(fname):
+ tmp += fname + " "
+ sitefiles = tmp + sitefiles;
+
+ # Now check for the applications version specific site files
+ path_pkgv = os.path.join(bb.data.getVar('FILE_DIRNAME', d, 1), "site-" + bb.data.getVar('PV', d, 1))
+ for i in sites:
+ fname = os.path.join(path_pkgv, i)
+ if os.path.exists(fname):
+ sitefiles += fname + " "
+
+ # Now check for siteconfig cache files
+ path_siteconfig = bb.data.getVar('SITECONFIG_SYSROOTCACHE', d, 1)
+ if os.path.isdir(path_siteconfig):
+ for i in os.listdir(path_siteconfig):
+ fname = os.path.join(path_siteconfig, i)
+ sitefiles += fname + " "
+
+ bb.debug(1, "SITE files " + sitefiles);
+ return sitefiles
+
+def siteinfo_get_endianess(d):
+ info = get_siteinfo_list(d)
+ if 'endian-little' in info:
+ return "le"
+ elif 'endian-big' in info:
+ return "be"
+ bb.error("Site info could not determine endianess for target")
+
+def siteinfo_get_bits(d):
+ info = get_siteinfo_list(d)
+ if 'bit-32' in info:
+ return "32"
+ elif 'bit-64' in info:
+ return "64"
+ bb.error("Site info could not determine bit size for target")
+
+#
+# Make some information available via variables
+#
+SITEINFO_ENDIANESS = "${@siteinfo_get_endianess(d)}"
+SITEINFO_BITS = "${@siteinfo_get_bits(d)}"
+SITECONFIG_SYSROOTCACHE = "${STAGING_DATADIR}/${TARGET_SYS}_config_site.d"
+