diff options
author | Zhixiong Chi <zhixiong.chi@windriver.com> | 2020-04-20 02:58:02 -0700 |
---|---|---|
committer | Anuj Mittal <anuj.mittal@intel.com> | 2020-04-28 10:06:50 +0800 |
commit | 807d416cb8b01de4dbb96236653bb47447018ad0 (patch) | |
tree | 717ec71856a377e8ff2e3c655c32c153c818b456 /meta/recipes-core/glibc/glibc_2.30.bb | |
parent | b57b311cfaabbcd08ce51760abcd64cf23e1435b (diff) | |
download | openembedded-core-807d416cb8b01de4dbb96236653bb47447018ad0.tar.gz |
glibc: CVE-2020-1751
Backport the CVE patch from upstream:
git://sourceware.org/git/glibc.git
commit d93769405996dfc11d216ddbe415946617b5a494
Signed-off-by: Zhixiong Chi <zhixiong.chi@windriver.com>
Signed-off-by: Anuj Mittal <anuj.mittal@intel.com>
Diffstat (limited to 'meta/recipes-core/glibc/glibc_2.30.bb')
-rw-r--r-- | meta/recipes-core/glibc/glibc_2.30.bb | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/meta/recipes-core/glibc/glibc_2.30.bb b/meta/recipes-core/glibc/glibc_2.30.bb index c9e44a396d..84a6538ea1 100644 --- a/meta/recipes-core/glibc/glibc_2.30.bb +++ b/meta/recipes-core/glibc/glibc_2.30.bb @@ -43,6 +43,7 @@ SRC_URI = "${GLIBC_GIT_URI};branch=${SRCBRANCH};name=glibc \ file://0028-locale-prevent-maybe-uninitialized-errors-with-Os-BZ.patch \ file://CVE-2019-19126.patch \ file://CVE-2020-10029.patch \ + file://CVE-2020-1751.patch \ " S = "${WORKDIR}/git" B = "${WORKDIR}/build-${TARGET_SYS}" |